Senior RTL Design Engineer

  • Triple Crown Expired
  • Burlingame, California
  • Full Time

This job ad was removed 4 hours ago.

Job Description


Get AI-powered advice on this job and more exclusive features.

Triple Crown is a leading provider of hardware, embedded, software, and mechanical engineering talent. Businesses and technology teams, from Fortune 500 enterprises to emerging startups, rely on our ability to rapidly place the developers, architects, coders, and designers who engineer digital transformation and growth.

Job Type: Contract

Length of Assignment: 12+ Months

Location: Remote or Burlingame, CA

We are seeking an experienced and highly motivated Digital Design Engineer/ASIC Chip Lead to contribute to the development and integration of cutting-edge SoC solutions. This role involves architecture definition, RTL development, integration, and support from concept to production. You will work with cross-functional teams including verification, validation, and FPGA prototyping groups to bring high-performance digital IPs and systems to life.

Contribute to the development of efficient Architectures and contribute to ASIC digital Architecture, design and verification

Understand Design for Verification concepts

Drive the top-level Architecture definition and develop the necessary RTL

Drive the chip-level integration, verification plan development and verification

Supervise the RTL-to-GDS flow and assist with synthesis and timing closure

Support the test program development, chip validation and chip life until production maturity

Work with FPGA engineers to perform early prototyping

Support hand-off and integration of blocks into larger SOC environments

Assist with Algorithm analysis, verification and improvement

Contribute to ASIC digital architecture, design and verification

Must Have:

4+ years of experience as a Digital Design Engineer and/or a Chip Lead

Experience in RTL coding, synthesis and/or SoC Integration

BS Electrical Engineering/Computer Science or equivalent experience

Experience with UPF based simulation flow

System Verilog OVM/UVM experience

Tcl and Python (or similar) Scripting experience

Experience in SoC integration and ASIC architecture

Wish List/Nice to Have:

Experience in DFT/Testability requirement and test program definition

Experience using High Speed interfaces like PCIe, USB, MIPI

Experience with Power Aware GLS flow

MSEE/CS or equivalent experience

Education

Bachelor degree in Electrical/Computer Engineering or Computer Science

Master's Degree preferred but not required

Skills:

  • RTL Coding
  • Synthesis and/or SoC Integration
  • systemVerilog Coding
  • Health, Dental and Vision Insurance
  • 401k
Seniority level
  • Seniority level Mid-Senior level
Employment type
  • Employment type Contract
Job function
  • Industries Semiconductor Manufacturing

Referrals increase your chances of interviewing at Triple Crown by 2x

Inferred from the description for this job

Vision insurance

401(k)

Medical insurance

Get notified when a new job is posted.

Sign in to set job alerts for Design Engineer roles.

San Francisco Bay Area $90,000.00-$140,000.00 4 hours ago

San Francisco, CA $95,000.00-$230,000.00 5 months ago

San Francisco, CA $133,000.00-$180,000.00 1 month ago

San Francisco, CA $175,000.00-$250,000.00 1 month ago

San Francisco, CA $175,000.00-$250,000.00 1 month ago

San Francisco, CA $130,000.00-$165,000.00 3 weeks ago

Mill Valley, CA $150,000.00-$180,000.00 1 day ago

San Francisco, CA $110,000.00-$140,000.00 1 month ago

San Francisco, CA $60,000.00-$90,000.00 2 months ago

San Francisco Bay Area $150,000.00-$180,000.00 2 weeks ago

Senior Staff Mechanical Supplier Development Engineer, Welding and Metal Forming

San Francisco, CA $175,000.00-$250,000.00 1 month ago

San Francisco, CA $160,000.00-$205,000.00 3 weeks ago

San Francisco Bay Area $170,000.00-$190,000.00 2 weeks ago

Fremont, CA $114,400.00-$161,200.00 3 weeks ago

Fremont, CA $150,000.00-$225,000.00 1 week ago

San Francisco, CA $180,000.00-$200,000.00 1 month ago

Fremont, CA $100,000.00-$105,000.00 2 weeks ago

Founding Protocol Engineer - Dragonfly Portfolio Senior or Staff Software Engineer, Product (Full Stack)

San Francisco, CA $185,000.00-$220,000.00 1 month ago

We're unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get AI-powered advice on this job and more exclusive features.

Triple Crown is a leading provider of hardware, embedded, software, and mechanical engineering talent. Businesses and technology teams, from Fortune 500 enterprises to emerging startups, rely on our ability to rapidly place the developers, architects, coders, and designers who engineer digital transformation and growth.

Job Type: Contract

Length of Assignment: 12+ Months

Location: Remote or Burlingame, CA

We are seeking an experienced and highly motivated Digital Design Engineer/ASIC Chip Lead to contribute to the development and integration of cutting-edge SoC solutions. This role involves architecture definition, RTL development, integration, and support from concept to production. You will work with cross-functional teams including verification, validation, and FPGA prototyping groups to bring high-performance digital IPs and systems to life.

Contribute to the development of efficient Architectures and contribute to ASIC digital Architecture, design and verification

Understand Design for Verification concepts

Drive the top-level Architecture definition and develop the necessary RTL

Drive the chip-level integration, verification plan development and verification

Supervise the RTL-to-GDS flow and assist with synthesis and timing closure

Support the test program development, chip validation and chip life until production maturity

Work with FPGA engineers to perform early prototyping

Support hand-off and integration of blocks into larger SOC environments

Assist with Algorithm analysis, verification and improvement

Contribute to ASIC digital architecture, design and verification

Must Have:

4+ years of experience as a Digital Design Engineer and/or a Chip Lead

Experience in RTL coding, synthesis and/or SoC Integration

BS Electrical Engineering/Computer Science or equivalent experience

Experience with UPF based simulation flow

System Verilog OVM/UVM experience

Tcl and Python (or similar) Scripting experience

Experience in SoC integration and ASIC architecture

Wish List/Nice to Have:

Experience in DFT/Testability requirement and test program definition

Experience using High Speed interfaces like PCIe, USB, MIPI

Experience with Power Aware GLS flow

MSEE/CS or equivalent experience

Education

Bachelor degree in Electrical/Computer Engineering or Computer Science

Master's Degree preferred but not required

Skills:

  • RTL Coding
  • Synthesis and/or SoC Integration
  • systemVerilog Coding
  • Health, Dental and Vision Insurance
  • 401k
Seniority level
  • Seniority level Mid-Senior level
Employment type
  • Employment type Contract
Job function
  • Industries Semiconductor Manufacturing

Referrals increase your chances of interviewing at Triple Crown by 2x

Inferred from the description for this job

Vision insurance

401(k)

Medical insurance

Get notified when a new job is posted.

Sign in to set job alerts for Design Engineer roles.

San Francisco Bay Area $90,000.00-$140,000.00 4 hours ago

San Francisco, CA $95,000.00-$230,000.00 5 months ago

San Francisco, CA $133,000.00-$180,000.00 1 month ago

San Francisco, CA $175,000.00-$250,000.00 1 month ago

San Francisco, CA $175,000.00-$250,000.00 1 month ago

San Francisco, CA $130,000.00-$165,000.00 3 weeks ago

Mill Valley, CA $150,000.00-$180,000.00 1 day ago

San Francisco, CA $110,000.00-$140,000.00 1 month ago

San Francisco, CA $60,000.00-$90,000.00 2 months ago

San Francisco Bay Area $150,000.00-$180,000.00 2 weeks ago

Senior Staff Mechanical Supplier Development Engineer, Welding and Metal Forming

San Francisco, CA $175,000.00-$250,000.00 1 month ago

San Francisco, CA $160,000.00-$205,000.00 3 weeks ago

San Francisco Bay Area $170,000.00-$190,000.00 2 weeks ago

Fremont, CA $114,400.00-$161,200.00 3 weeks ago

Fremont, CA $150,000.00-$225,000.00 1 week ago

San Francisco, CA $180,000.00-$200,000.00 1 month ago

Fremont, CA $100,000.00-$105,000.00 2 weeks ago

Founding Protocol Engineer - Dragonfly Portfolio Senior or Staff Software Engineer, Product (Full Stack)

San Francisco, CA $185,000.00-$220,000.00 1 month ago

We're unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Job ID: 486095026
Originally Posted on: 7/19/2025

Want to find more Engineering opportunities?

Check out the 116,793 verified Engineering jobs on iHireEngineering